View SPT9712AIP_8888632.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

signal processing technologies, inc. 4755 forge road, colorado springs, colorado 80907, usa phone: 719-528-2300 fax: 719-528-2370 web site: http://www.spt.com e-mail: sales@spt.com spt9712 12-bit, 100 mwps ecl d/a converter technical data february 15, 2001 applications ? fast frequency hopping spread spectrum radios direct sequence spread spectrum radios microwave and satellite modems test & measurement instrumentation features 12-bit, 100 mwps digital-to-analog converter ecl compatibility low power: 600 mw 1/2 lsb dnl 40 mhz multiplying bandwidth industrial temperature range superior performance over ad9712 ? improved settling time of 13 ns ? improved glitch energy 15 pv-s ? master-slave latches general description the spt9712 is a 12-bit, 100 mwps digital-to-analog converter designed for direct digital synthesis, high reso- lution imaging, and arbitrary waveform generation applica- tions. this device is pin-for-pin compatible with the ad9712 with significantly improved performance. the only difference between the spt9712 and the ad9712 is that the latch enable (le, pin 26) for the spt9712 is rising-edge trig- gered (see figure 1), whereas the latch enable (le, pin 26) for the ad9712 functions in the transparent mode. the spt9712 is an ecl-compatible device. it features a fast settling time of 13 ns and low glitch impulse energy of 15 pv-s, which results in excellent spurious-free dynamic range characteristics. the spt9712 is available in a 28-lead plcc package in the industrial temperature range (?40 to +85 c). block diagram

! ! " " # $ %
! &
! ' (')
spt 2 2/15/01 spt9712 absolute maximum ratings (beyond which damage may occur) 1 25 c note: 1. operation at any absolute maximum rating is not implied. see electrical specifications for proper nominal applied conditions in typical applications. supply voltages negative supply voltage (v ee ) .............................. ?7 v a/d ground voltage differential ........................... 0.5 v input voltages digital input voltage (d1?d12, latch enable) ............................... 0 v to v ee control amp input voltage range ............... 0 v to ?4 v reference input voltage range (v ref ) ........ 0 v to v ee output currents internal reference output current .................... 500 a control amplifier output current ..................... 2.5 ma temperature operating temperature .......................... ?40 to +85 c junction temperature ...................................... +150 c lead, soldering (10 seconds) ......................... +300 c storage ................................................ ?65 to +150 c electrical specifications t a = t min ? t max , v ee = ?5.2 v, r set = 7.5 k ? , control amp in = ref out, v out = 0 v, unless otherwise specified. test test spt9712a spt9712b parameters conditions level min typ max min typ max units dc performance resolution 12 12 bits differential linearity i 0.5 0.75 1.0 1.25 lsb differential linearity max at full temp. vi 1.5 2.0 lsb integral linearity best fit i 0.75 1.0 1.0 1.5 lsb integral linearity max at full temp. vi 1.75 2.0 lsb output capacitance +25 c v 10 10 pf gain error 1 +25 c i 1.0 5.0 1.0 5.0 % fs full temp. vi 8.0 8.0 % fs gain error tempco full temp. v 150 150 ppm/c zero-scale offset error +25 c i 0.5 2.5 0.5 2.5 a full temp. vi 5.0 5.0 a offset drift coefficient full temp. v 0.01 0.01 a/c output compliance voltage +25 c iv ?1.2 +2.0 ?1.2 +2.0 v equivalent output resistance +25 c iv 0.8 1.0 1.2 0.8 1.0 1.2 k ? dynamic performance conversion rate +25 c iv 100 100 mwps settling time t st 2 +25 c v 13 13 ns output propagation delay t d 3 +25 c v 1 1 ns glitch energy 4 +25 c v 15 15 pv-s full scale output current 5 +25 c v 20.48 20.48 ma spurious-free dynamic range 6 +25 c 1.23 mhz; 10 mwps 2 mhz span v 70 70 dbc 5.055 mhz; 20 mwps 2 mhz span v 68 68 dbc 10.1 mhz; 50 mwps 2 mhz span v 68 68 dbc 16 mhz; 40 mwps 10 mhz span v 68 68 dbc rise time / fall time r l = 50 ? v2 2ns power supply requirements negative supply voltage iv ?5.46 ?5.2 ?4.94 ?5.46 ?5.2 ?4.94 v negative supply current (?5.2 v) +25 c i 115 140 115 140 ma full temp vi 148 148 ma nominal power dissipation v 600 600 mw power supply rejection ratio 5% of v ee i 30 100 30 100 a/v external ref, +25 c 1 gain is measured as a ratio of the full-scale current to i set . the ratio is nominally 128. 2 measured as voltage at mid-scale transition to 0.024%; r l =50 ? . 3 measured from the rising edge of latch enable to where the output signal has left a 1 lsb error band. 4 glitch is measured as the largest single transient. 5 calculated using i fs = 128 x (control amp in / r set ) 6 sfdr is defined as the difference in signal energy between the fundamental and worst case spurious frequencies in the output sp ectrum window, which is centered at the fundamental frequency and covers the indicated span.
spt 3 2/15/01 spt9712 test level codes all electrical characteristics are subject to the following conditions: all parameters having min/max specifications are guaranteed. the test level column indi- cates the specific device testing actually per- formed during production and quality assur- ance inspection. any blank section in the data column indicates that the specification is not tested at the specified condition. level test procedure i 100% production tested at the specified temperature. ii 100% production tested at t a = +25 c, and sample tested at the specified temperatures. iii qa sample tested only at the specified temperatures. iv parameter is guaranteed (but not tested) by design and characteri- zation data. v parameter is a typical value for information purposes only. vi 100% production tested at t a = +25 c. parameter is guaranteed over specified temperature range. electrical specifications t a = t min ? t max , v ee = ?5.2 v, r set = 7.5 k ? , control amp in = ref out, v out = 0 v, unless otherwise specified. test test spt9712a spt9712b parameters conditions level min typ max min typ max units voltage input and control reference input impedance +25 c v 3 3 k ? ref. multiplying bandwidth +25 c v 40 40 mhz internal reference voltage vi ?1.15 ?1.20 ?1.25 ?1.15 ?1.20 ?1.25 v internal reference voltage drift v 50 50 ppm/c amplifier input impedance +25 c v 3 3 m ? amplifier input bandwidth +25 c v 1 1 mhz digital inputs logic 1 voltage full temp. vi ?1.0 ?0.8 ?1.0 ?0.8 v logic 0 voltage full temp. vi ?1.7 ?1.5 ?1.7 ?1.5 v logic 1 current full temp. vi 20 20 a logic 0 current full temp. vi 10 10 a input capacitance +25 c v 3 3 pf input setup time ? t s +25 c iv 3 2 3 2 ns input setup time ? t s full temp. iv 3.5 3.5 ns input hold time ? t h +25 c iv 0.5 0 0.5 0 ns input hold time ? t h full temp. iv 0.5 0.5 ns latch pulse width ? t pwl , t pwh +25 c iv 5.0 4.0 5.0 4.0 ns
spt 4 2/15/01 spt9712 theory of operation the spt9712 uses a segmented architecture incorporat- ing most significant bit (msb) decoding. the four msbs (d1?d4) are decoded to thermometer code lines to drive 15 discrete current sinks. for the eight least significant bits (lsbs), d5 and d6 are binary weighted and d7?d12 are applied to the r-2r network. the 12-bit decoded data is input to internal master/slave latches. the latched data is input to the switching network and is presented on the output pins as complementary current outputs. typical interface circuit the spt9712 requires few external components to achieve the stated operation and performance. figure 2 shows the typical interface requirements when using the spt9712 in normal circuit operation. the following sec- tions provide descriptions of the pin functions and outline critical performance criteria to consider for achieving opti- mal device performance. power supplies and grounding the spt9712 requires the use of a single ?5.2 v supply. all supplies should be treated as analog supply sources. this means the ground returns of the device should be connected to the analog ground plane. all supply pins should be bypassed with .01 f and 10 f decoupling capacitors as close to the device as possible. the two grounds available on the spt9712 are dgnd and agnd. these grounds are not tied together internal to the device. the use of ground planes is recommended to achieve the best performance of the spt9712. all ground, reference and analog output pins should be tied directly to the dac ground plane. the dac and system ground planes should be separate from each other and only con- nected at a single point through a ferrite bead to reduce ground noise pickup. digital inputs and timing the spt9712 uses single-ended, 10k ecl-compatible inputs for data inputs d1?d12 and latch enable. it also employs master/slave latches to simplify digital interface timing requirements and reduce glitch energy by synchro- nizing the current switches. this is an improvement over the ad9712, which typically requires external latches for digital input synchronization. referring to figure 1, data is latched into the dac on the rising edge of the latch enable clock with the associated setup and hold times. the output transition occurs after a typical 1 ns propagation delay and settles to within 1 lsb in typically 13 ns. because of the spt9712?s rising-edge triggering, no timing changes are required when replacing an ad9712 operating in the transparent mode. voltage reference when using the internal reference, ref out should be con- nected to control amp in and decoupled with a 0.1 f capacitor. control amp out should be connected to ref in and decoupled to the analog supply. (see figure 2.) full-scale output current is determined by control amp in and r set using the following formula: i out (fs) = (control amp in / r set ) x 128 (current out is a constant 128 factor of the reference current) the internal reference is typically ?1.20 v with a tolerance of 0.05 v and a typical drift of 50 ppm/c. if greater accu- racy or temperature stability is required, an external refer- ence can be utilized. outputs the output of the spt9712 is comprised of complemen- tary current sinks, i out and i out . the output current levels at either i out or i out are based upon the digital input code. the sum of the two is always equal to the full-scale output current minus one lsb. by terminating the output current through a resistive load to ground, an associated voltage develops. the effective resistive load (r eff ) is the output resistance of the device (r out ) in parallel with the resistive load (r l ). the voltage which develops can be determined using the following formulas: control amp out = ?1.2 v, and r set = 7.5 k ? i out (fs) = (?1.2 v / 7.5 k ? ) x 128 = ?20.48 ma r l = 51 ? r out = 1.0 k ? r eff = 51 ? || 1.0 k ? = 48.52 ? v out = r eff x i out (fs) = 48.52 ? x ?20.48 ma = ?0.994 v the resistive load of the spt9712 can be modified to in- corporate a wide variety of signal levels. however, optimal device performance is achieved when the outputs are equivalently loaded.
spt 5 2/15/01 spt9712 figure 1 ? timing diagram $*+
&
,-
.

,-. !/0% !/0$ 1

0
$*+
&

232 3 4*
56 4*
56 4*44
56 4*44
56 + 7 8 7 9 4 : ; 4
& ! !

!

!

+ 7 2 8 ; : 9 4
: + 7 2 8 ; : 9 4 8 <( <(
<( = <(

# 4*
56 $2*
& & !
)
,09; ;

+

& (1 4
56 4*
56 figure 2 ? typical interface circuit
spt 6 2/15/01 spt9712 package outline 28-lead plcc ,
6 < . 0!, &- ,
!00! &- inches millimeters symbol min max min max a 0.452 0.456 11.48 11.58 b 0.485 0.495 12.32 12.57 c 30 30 d 0.170 0.179 4.32 4.55 e 0.020 0.025 0.51 0.64 f 0.031 0.035 0.79 0.89 g 0.013 0.021 0.33 0.53 h 0.048 0.052 1.22 1.32 i 0.410 0.430 10.41 10.92
spt 7 2/15/01 spt9712 ordering information part number dnl/inl temperature range package SPT9712AIP 0.75/1.0 ?40 to +85 c 28l plcc spt9712bip 1.25/1.5 ?40 to +85 c 28l plcc signal processing technologies, inc. reserves the right to change products and specifications without notice. permission is her eby expressly granted to copy this literature for informational purposes only. copying this material for any other use is strictly prohibited. warning ? life support applications policy ? spt products should not be used within life support systems without the specific written consent of spt. a life support system is a product or system intended to support or sustain life which, if it fails, can be reasonably expected to result in significant personal injury or death. signal processing technologies believes that ultrasonic cleaning of its products may damage the wire bonding, leading to device failure. it is therefore not recommended, and exposure of a device to such a process will void the product warranty. pin assignments pin functions name function out+ analog current output out? complementary analog current output d1?d12 digital input bits (d12 is the lsb) latch enable latch control line ref in voltage reference input ref out internal voltage reference output normally connected to control amp in ref gnd ground return for internal voltage reference and amplifier control amp in normally connected to ref out if not connected to external reference control amp out output of internal control amplifier normally connected to ref in r set 1 connection for external resistance reference when using internal amplifier nominally 7.5 k ? analog return analog return ground analog v ee analog negative supply (?5.2 v) digital v ee digital negative supply (?5.2 v) dgnd digital ground return n/c not connected 1full-scale current out = 128 (control amp in / r set ) 2 7 + 4 9 2 8 ; : 9 4 : ; 8 2 7 + 8 ; : + 7
& (1
<(
&
!

8 ; : 9 4

<(
+ 7 2

!

& !

& ! ,

▲Up To Search▲

Price & Availability of SPT9712AIP

	To Download SPT9712AIP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .